



Formal Verification of Synchronizers in Multi-Clock Domain SoCs

Tsachy Kapschitz and Ran Ginosar
Technion, Israel



Outline

- The problem
- Structural verification
- 1CD control functional verification
- MCD control functional verification
- MCD data functional verification




Need Formal Approach

- We cannot verify synchronizers merely by logic simulation
 - Continuous (analog) issues are transparent to logic simulation
 - Rare cases (particular relative timing) may evade simulation
- We need a formal method
- Problem:
 - Most model checking tools are synchronous




What is a Synchronizer?





The Goal

- Decompose the synchronizer:
 - Two synchronous blocks
 - Async interconnect
- Apply model checking to the sync blocks
- Verify the async interconnect with something else...





The Method

- Three steps:
 - Structural: Synchronization circuits
 - Identify synchronization circuits
 - Verify (e.g. sufficient resolution time)
 - Structural: Synchronizers
 - Recognize synchronizers
 - Structurally verify async interconnects
 - Functional: Verify correctness (model checking)
 - Decomposed verification—limited to the insides of synchronous clock domains
- (Present research: Verify both domains simultaneously)




RuleBase

- Model checker by IBM research
- Luckily, developed next door...
- Input language: Sugar2 / PSL
- Inputs:
 - The design (Verilog)
 - The environment (e.g. clocks)
 - The rules to be verified
- Also used @Verifier / @Designer from @HDL
 - They incorporate a RuleBase engine



Two-flop synchronizer






Outline

- The problem
- Structural verification
- **1CD control functional verification**
- MCD control functional verification
- MCD data functional verification



Functional Control Verification

- Synchronizer protocol:




- STG is
 - Decomposed
 - Translated to Sugar / PSL assertions



STG \rightarrow Assertions

- Example:
 - Verify order ($L+ \rightarrow L- \rightarrow R1+$)
 - $AG (\text{!RST} \ \& \ \text{rose}(L) \ \rightarrow \ (\text{fell}(L) \ \text{before!} \ \text{rose}(R1)))$
 - Verify state ($L=0$ on green path)
 - $AG (\text{!RST} \ \& \ \text{fell}(L) \ \rightarrow \ (\text{!L} \ \text{until} \ \text{fell}(A1)))$





STG \rightarrow Assertions


- Assertions generated for each STG node
- Assertions generated automatically

- We have been able to verify simple synchronizers using this method



STG \rightarrow Assertions: Problems

- Synchronization protocol specific
- STG should satisfy some properties
 - e.g Complete State Coding:
 - Every STG node should be distinguishable. In the following case C+ events are indistinguishable as they may occur during the same state of A and B



Ambiguity:


$A=B=1, C+ \rightarrow A-$

$A=B=1, C+ \rightarrow B-$



STG \rightarrow Assertions: Problems (2)

- Exponential complexity
 - Same as STG \rightarrow SG:





STG → Assertions: Problems (3)

- Requires splitting the protocol into synchronous parts
 - Mitigation: Model asynchronous clocks in RuleBase



Outline

- The problem
- Structural verification
- 1CD control functional verification
- **MCD control functional verification**
- MCD data functional verification



Clock Modeling in RuleBase

- The Model Checker operates on a sequence of “ticks”
- RuleBase can model flip-flops in two modes:
 - “Level triggered” mode (the default):
 - FFs sample on ticks when clock level=1
 - “Edge triggered” mode:
 - FFs sample on rising edge of the clock
- Whenever possible we use level-triggered mode clocks



Multi-Clock Domain Modeling

- Given two un-related clock domains
 - Mutually asynchronous clocks
- Each tick, we allow their states to non-deterministically proceed or stall
 - Non-determinism is achieved by set assignment (one member is selected in random) :
assign state := {value₁, value₂, ..., value_N};



Relations of two clocks

- Periodic clocks
 - Two fixed frequencies. Conflict periodically.
 - Sub-class: Rational clocks
 - $F_1 : F_2 = m : n$
- Non-periodic clocks
 - Relatively asynchronous
 - We don't know how they inter-relate
 - Or we cannot guarantee it
 - They may have changing frequencies



Non-periodic clocks

- Declaring unrelated clocks:
 VAR CLK1, CLK2: 0..1;
 fairness CLK1=1;
 fairness CLK2=1;
- No further assignments into CLK_1 , CLK_2 :
 - Each of them may change non-deterministically on every tick
- Fairness:
 - Each clock will change “infinitely” many times



Application of non-periodic clock modeling

- Very simple modeling but applicable in cases where synchronization does not rely on clocks' periodicity :
 - Simple 2-FF (two-phase or four-phase) synchronizer
 - Standard dual-clock FIFO
- The observed space of scenarios is much wider than in reality



Periodic rational clocks

- Two clocks with frequency ratio $m:n$ (WLOG $m > n$):
 - Between any two rising edges of CLK2 there are i rising edges of CLK1:

$$\left\lfloor \frac{m}{n} \right\rfloor \leq i \leq \left\lceil \frac{m}{n} \right\rceil$$

- Select i non-deterministically from these two values (and maybe additional ones)



Periodic rational clocks

- Example: Ratio is 3:2


```
var c: 0..2;
```

```
var CLK, CLK2: 0..1;
```

```
assign next(c) :=if (c != 1) then (c+1) mod 3 else {0, 2};
```

```
assign CLK1 := c != 0;
```


```
assign CLK2 := c = 0;
```





Periodic rational clocks


- We can also model simultaneous edges:
`assign CLK1 := if (c != 0) then 1 else {0, 1} endif;`
`assign CLK2 := c = 0;`





Application of periodic clock modeling

- Predictive synchronizer:




- When CLK1, CLK2 are too close, data sampling by RCLK is postponed by a predetermined delay
- SEND and RECV indications are generated to avoid misses and duplicates
- Usually, data transfer rate is equal to frequency of the slower side



Predictive synchronizer

- The receiver can predict conflicts one cycle in advance (thanks to clock periodicity)
- Three conflict detectors are employed:




- Two of them are used infrequently, for tuning
- One is used every cycle, hunting for future conflicts



Predictive synchronizer (2)

- Since both clocks are active, edge-triggered mode is employed
- Various delays in the synchronizer are modeled by varying numbers of Model Checker ticks
 - But ticks are discrete state-change points, not time steps:
No metrics assumed
- We must cover all relative orderings of the two clocks





Predictive synchronizer (3)

- All timing / metastability issues are verified separately by structural verification
- Correct operation was verified
 - And some errors discovered...




Outline

- The problem
- Structural verification
- 1CD control functional verification
- MCD control functional verification
- **MCD data functional verification**



Data transfer verification

- Alternative method
 - Bypass details of the synchronizer
 - Used with asynchronous clock modeling
- Once we identify the following structure,



- we may employ this rule:
$$AG (\text{!RST} \ \& \ \text{CLK1} \ \& \ \text{load} \ \& \ \text{DIN}(0)=1 \ \rightarrow \ \text{next_event}(\ \text{CLK2} \ \& \ \text{en} \) (\ \text{S_BUF}(0)=1 \))$$




Data transfer verification (Cont)

- In addition we should verify that:
 - No duplicates: The receiver does not receive data if the sender did not send any
 - $AG (!RST \ \& \ CLK2 \ \& \ en \ \rightarrow \ AX((CLK1 \ \& \ load) \ before \ (CLK2 \ \& \ en)) \)$
 - No misses: The receiver eventually receives data that was sent by the sender
 - $AG (!RST \ \& \ CLK1 \ \& \ load \ \rightarrow \ AX((CLK2 \ \& \ en) \ before! \ (CLK1 \ \& \ load)) \)$



Co-synchronization of multi-bits


- Parallel synchronization of related signals:
 - Synchronization of pointers in dual-clock FIFO



- Each pointer is a vector of signals. If more than one signal become metastable, it may result in invalid value after synchronization



Co-synchronization of multi-bits





Co-synchronization of multi-bits

- Modeling multi-bit synchronizer:
 - The second column is standard
 - **The first column of FFs is:**

Assign

```
init(Q) := 0;
```


```
next(Q) :=
```

```
  if (clk) then
```

```
    if (fell(D) | rose(D)) then {D , Q}
```

```
    else D endif
```

```
  else Q endif;
```





Summary

- Employ model checking for FV of synchronizers
- Two approaches:
 - Decompose synchronizers into sync components, verify each separately
 - Model two asynchronous clocks
- Verify control and data